本港台现场报码室
Your Yield Partner
More Information

In order to facilitate robust and high quality production, semiconductor manufacturers utilize test chips to evaluate and monitor their processes.  These test chips contain a plurality of test keys that monitor the health of the process.  These test keys can be tested by test equipment (parametric testers) through the connecting pads.

TCMagic® - Semitronix’s test chip design platform - provides a complete solution for the design of scribe-line, short-flow and MPW test chips.  It offers layout automation, automatic place-and-routing, design documentation and testing program generation on one unified platform.

MAIN FEATURES

?  Extensive built-in PCells, including all common PCM structures and yield related testing keys
?  Supports exported PCells from SmtCell®
?  DOE based testing key instantiation
?  Template and table-based placement & routing to create testable modules
?  Automatic design documentation generation
?  Automatic testing program generation
? Comprehensive design error checks including built-in DRC, link to 3rd party DRC, structure level pin connection check, and routing connection check

MAJOR BENEFITS

?  Improves layout efficiency by at least 10X
?  Significantly reduces human errors and human labor
?  Shortens development time of down-stream documentation and test program generation
?  Easy and fast migration from one technology node to another
?  Maintains a platform which is stable and independent of the layout engineers


Main GUI


Module GDSII Creation



本港台现场报码室 彩票大奖支票图片 亚上彩网址 医药公司不靠卖药赚钱 山西快乐10分走势图 南通股票配资 安徽11选5推荐号码 中国体育彩票网 pk10 排三开奖直播现场直播 捕鱼大亨系统txt下载